





Oseven Board User's Manual

Copyright

This publication contains information that is protected by copyright. No part of it may be reproduced in any form or by any means or used to make any transformation/adaptation without the prior written permission from the copyright holders.

This publication is provided for informational purposes only. The manufacturer makes no representations or warranties with respect to the contents or use of this manual and specifically disclaims any express or implied warranties of merchantability or fitness for any particular purpose. The user will assume the entire risk of the use or the results of the use of this document. Further, the manufacturer reserves the right to revise this publication and make changes to its contents at any time, without obligation to notify any person or entity of such revisions or changes.

Changes after the publication's first release will be based on the product's revision. The website will always provide the most updated information.

© 2015. All Rights Reserved.

Trademarks

Product names or trademarks appearing in this manual are for identification purpose only and are the properties of the respective owners.

Oseven Specification Reference

http://www.qseven-standard.org/

FCC and DOC Statement on Class B

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- · Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and the receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- · Consult the dealer or an experienced radio TV technician for help.

Notice:

- 1. The changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.
- 2. Shielded interface cables must be used in order to comply with the emission limits.

Table of Contents

Board Layout	8
Block Diagram	8
Mechanical Diagram	9
System Memory	
MXM Connector	
MXM Connector Signal Description	
Installing FS700 Series onto a Carrier Board	17

About this Manual

An electronic file of this manual is included in the CD. To view the user's manual in the CD, insert the CD into a CD-ROM drive. The autorun screen (Main Board Utility CD) will appear. Click "User's Manual" on the main menu.

Warranty

- 1. Warranty does not cover damages or failures that arised from misuse of the product, inability to use the product, unauthorized replacement or alteration of components and product specifications.
- 2. The warranty is void if the product has been subjected to physical abuse, improper installation, modification, accidents or unauthorized repair of the product.
- 3. Unless otherwise instructed in this user's manual, the user may not, under any circumstances, attempt to perform service, adjustments or repairs on the product, whether in or out of warranty. It must be returned to the purchase point, factory or authorized service agency for all such work.
- 4. We will not be liable for any indirect, special, incidental or consequencial damages to the product that has been modified or altered.

Static Electricity Precautions

It is quite easy to inadvertently damage your PC, system board, components or devices even before installing them in your system unit. Static electrical discharge can damage computer components without causing any signs of physical damage. You must take extra care in handling them to ensure against electrostatic build-up.

- 1. To prevent electrostatic build-up, leave the system board in its anti-static bag until you are ready to install it.
- 2. Wear an antistatic wrist strap.
- 3. Do all preparation work on a static-free surface.
- 4. Hold the device only by its edges. Be careful not to touch any of the components, contacts or connections.
- 5. Avoid touching the pins or contacts on all modules and connectors. Hold modules or connectors by their ends.

ńL.	Important:	

Electrostatic discharge (ESD) can damage your processor, disk drive and other components. Perform the upgrade instruction procedures described at an ESD workstation only. If such a station is not available, you can provide some ESD protection by wearing an antistatic wrist strap and attaching it to a metal part of the system chassis. If a wrist strap is unavailable, establish and maintain contact with the system chassis throughout any procedures requiring ESD protection.

Safety Measures

To avoid damage to the system:

• Use the correct AC input voltage range.

To reduce the risk of electric shock:

• Unplug the power cord before removing the system chassis cover for installation or servicing. After installation or servicing, cover the system chassis before plugging the power cord.

About the Package

The package contains the following items. If any of these items are missing or damaged, please contact your dealer or sales representative for assistance.

- One FS700-M60 board
- One Heat spreader (for temperature -40°C to 85°C only)
- One QR (Quick Reference)

Optional Items

- Q7A-551 carrier board kit
- WM-240 WiFi kit
- UC20 Mini-PCIe UMTS/HSPA+ Module

The board and accessories in the package may not come similar to the information listed above. This may differ in accordance with the sales region or models in which it was sold. For more information about the standard package in your region, please contact your dealer or sales representative.

Chapter 1 - Introduction

Specifications

Processor	 Freescale i.MX 6 series processors i.MX6Q: i.MX 6Quad, up to 1.0GHz, Four Cortex-A9 cores i.MX6D: i.MX 6Dual, up to 1.0GHz, Two Cortex-A9 cores i.MX6L: i.MX 6DualLite, up to 1.0GHz, Two Cortex-A9 cores i.MX6S: i.MX 6Solo, up to 1.0GHz, One Cortex-A9 core
System Memory	1GB/2GB DDR3 memory down
Graphics	 Supports HDMI and LVDS interfaces HDMI: HDMI v1.4 resolution up to 1920x1200 @60Hz LVDS: 18/24-bit One port up to 165 Mpixels/sec (e.g. 2560x1600 @ 60Hz) Two ports up to 85 Mpixels/sec (e.g. WUXGA+ @ 60Hz) each Built-in Video, 2D graphics and 3D graphics processors Supports OpenCL, OpenVG 1.1 and 1080p/720p decoder/encoder
Audio	Supports I ² S interface
LAN	 One Atheros AR8033 Ethernet PHY Supports 10Mbps, 100Mbps and 1Gbps data transmission
Serial ATA	 Supports 1 SATA 2.0 interface (Quad and Dual processors only) SATA speed up to 3Gb/s (SATA 2.0)
eMMC	Supports 4GB (standard), 8GB and 16GB eMMC onboard
microSD	1 microSD socket
Expansion Interfaces	 Supports 4 USB 2.0 interfaces Supports 1 USB OTG (Type B) interface Supports 1 PCIe x1 interface Supports 1 RS232 serial interface Supports 2 I²C interface Supports CAN-bus (Controller-Area Network) interface Supports SDIO interface
OS Support	 LTIBLinux 3.0.35 Android 4.3 (Default Preloaded) Quad, Dual and DualLite processors only
Watchdog Timer	Software programmable
Power	Input: 5V

Power Consumption	• Under 5W @ 5V
Temperature	 Operating : 0°C to 60°C - DualLite, Solo : -40°C to 85°C - Quad, Dual Storage: -40°C to 85°C
Humidity	• 5% to 90%
PCB	 Dimensions Qseven form factor 70mm (2.76") x 70mm (2.76") Compliance Qseven specification revision 1.2

Features

• DDR3

DDR3 delivers increased system bandwidth and improved performance. The advantages of DDR3 are its higher bandwidth and its increase in performance at a lower power than DDR2.

Graphics

The integrated Intel[®] HD graphics engine delivers an excellent blend of graphics performance and features to meet business needs. It provides excellent video and 3D graphics with outstanding graphics responsiveness. These enhancements deliver the performance and compatibility needed for today's and tomorrow's business applications. Supports HDMI and LVDS display outputs.

Serial ATA

Serial ATA is a storage interface that is compliant with SATA 2.0a specification. With speed of up to 3Gb/s (SATA 2.0), it improves hard drive performance faster than the standard parallel ATA whose data transfer rate is 100MB/s. The bandwidth of the SATA 3.0 will be limited by carrier board design.

Gigabit LAN

The Atheros AR8033 Ethernet Phy controller supports up to 1Gbps data transmission.

Important:

The DFI FS700 Series Qseven module provides Gigabit Ethernet with one Atheros AR8033 Ethernet PHY. The maximum throughput that the Gigabit Ethernet performs is limited to 470Mbps (total for Tx and Rx) due to internal bus limitations based on Freescale's Errata ERR004512. The actual measurement of the Gigabit Ethernet controller used on the FS700 Series system board is up to 380Mbps. This difference might be caused by the software configuration, network environment or equipment.

• USB

The system board supports USB 2.0 and USB 1.1 ports. USB 1.1 supports 12Mb/second bandwidth while USB 2.0 supports 480Mb/second bandwidth providing a marked improvement in device transfer speeds between your computer and a wide range of simultaneously accessible external Plug and Play peripherals.

Watchdog Timer

The Watchdog Timer function allows your application to regularly "clear" the system at the set time interval. If the system hangs or fails to function, it will reset at the set time interval so that your system will continue to operate.

Specification Comparison Table


The table below shows the Qseven standard specifications and the corresponding specifications supported on the FS700 module.

System 1/O Interface	ARM/RISC Based	X86 Based Minimum	Maximum	DFI FS700 Series	
System I/O Interface	Minimum Configuration	Configuration	Configuration	Configuration	
PCI Express Lanes	0	1 (x1 link)	4	1	
Serial ATA channels	0	0	2	1	
USB 2.0 ports	3	4	8	5	
LVDS channels	0	0	Dual Channel 24bits	2	
DisplayPort, TMDS,	0	0	1	1	
High Definition Audio/AC'97	0	0	1	I ² S	
Ethernet 10/100 Mbit/Gigabit	0	0	1 (Gigabit Ethernet)	1	
ExpressCard support	0	0	2	0	
Low Pin Count bus	0	0	1	0	
Secure Digital I/O 8-bit for SD/MMC cards	0	0	1	1	
System Management	0	1	1	0	
I ² C Bus	1	1	1	2	
SPI Bus	0	0	1	1	
CAN Bus	0	0	1	1	
Watchdog Trigger	1	1	1	0	
Power Button	1	1	1	1	
Power Good	1	1	1	1	
Reset Button	1	1	1	1	
LID Button	0	0	1	1	
Sleep Button	0	0	1	1	
Suspend To RAM (S3 mode)	0	0	1	1	
Wake	0	0	1	1	
Battery low alarm	0	0	1	1	
Thermal control	0	0	1	0	
FAN control	0	0	1	0	


Cha	pter	2
	• • • • • • • • • • • • • • • • • • •	

Chapter 2 - Hardware Installation

Board Layout




Block Diagram



Mechanical Diagram

FS700 Series Module






Important:


Electrostatic discharge (ESD) can damage your processor, disk drive and other components. Perform the upgrade instruction procedures described at an ESD workstation only. If such a station is not available, you can provide some ESD protection by wearing an antistatic wrist strap and attaching it to a metal part of the system chassis. If a wrist strap is unavailable, establish and maintain contact with the system chassis throughout any procedures requiring ESD protection.

System Memory

The system board is equipped two 1GB onboard system memorys that support DDR3.



MXM Connector



The MXM connector is used to interface with the carrier board. Insert FS700 series to the MXM connector on the carrier board. Refer to the following pages for the pin functions of this connector.

Refer to "Installing FS700 Series onto a Carrier Board" section for more information.

Pin	Signal	Pin	Signal
1	GND	2	GND
3	GBE MDI3-	4	GBE MDI2-
5	GBE MDI3+	6	GBE MDI2+
7	GBE_LINK100#	8	GBE_LINK1000#
9	GBE MDI1-	10	GBE MDIO-
11	GBE_MDI1+	12	GBE_MDI0+
13	GBE LINK#	14	GBE ACT#
15		16	SUS_S5#
17	WAKE#	18	SUS S3#
19	SUS STAT#	20	PWRBTN#
21	SLP BTN#	22	LID BTN#
23	GND	24	GND
25	GND	26	PWGIN
27	BATLOW#	28	RSTBTN#
29	SATA0_TX+	30	
31	SATAO TX-	32	
33	SATAO_ACT#	34	GND
35	SATAO RX+	36	
37	SATAO_RX-	38	Ì
39	GND	40	GND
41	BIOS_DISABLE#/BOOT_ALT#	42	SDIO CLK
43	SDIO CD#	44	SDIO LED
45	SDIO CMD	46	SDIO_WP
47	SDIO PWR#	48	SDIO DAT1
49	SDIO DATO	50	SDIO_DAT3
51	SDIO DAT2	52	SDIO DAT5
53	SDIO DAT4	54	SDIO DAT7
55	SDIO DAT6	56	RSVD
57	GND	58	GND
59	12S TXFS	60	SMB CLK
61	12S CLK	62	SMB DAT
63	12S_TXC	64	SMB_ALERT#
65	I2S_RXD	66	I2C_CLK
67	12S_TXD	68	I2C_DAT
69		70	WDTRIG#
71		72	WDOUT
73	GND	74	GND
75		76	
77		78	
79		80	USB_4_5_OC#
81		82	USB_P4-
83		84	USB_P4+
85	USB_2_3_OC#	86	USB_0_1_0C#
87	USB_P3-	88	USB_P2-
89	USB_P3+	90	USB_P2+
91	USB_CC	92	USB_ID
93	USB_P1-	94	USB_PO-
95	USB_P1+	96	USB_PO+
97	GND	98	GND
99	LVDS_A0+	100	LVDS_B0+

Pin	Signal	Pin	Signal
101	LVDS A0-	102	LVDS BO-
103	LVDS A1+	104	LVDS_B1+
105	LVDS_A1-	106	LVDS_B1-
107	LVDS_A2+	108	LVDS_B2+
109	LVDS_A2-	110	LVDS B2-
111	LVDS PPEN	112	LVDS BLEN
113	LVDS_A3+	114	LVDS B3+
115	LVDS_A3-	116	LVDS_B3-
117	GND	118	GND
119	LVDS_A_CLK+	120	LVDS_B_CLK+
121	LVDS_A_CLK-	122	LVDS_B_CLK-
123	LVDS_BLT_CTRL/GP_PWM_OUT0	124	RSVD
125	LVDS_DID_DAT/GP_I2C_DAT	126	LVDS_BLC_DAT
127	LVDS_DID_CLK/GP_12C_CLK	128	LVDS_BLC_CLK
129	CANO_TX	130	CANO_RX
131	TMDS_CLK+	132	
133	TMDS_CLK-	134	
135	GND	136	GND
137	TMDS_LANE1+	138	
139	TMDS_LANE1-	140	
141	GND	142	GND
143	TMDS_LANE0+	144	
145	TMDS_LANEO-	146	
147	GND	148	GND
149	TMDS_LANE2+	150	HDMI_CTRL_DAT
151	TMDS_LANE2-	152	HDMI_CTRL_CLK
153	HDMI_HPD#	154	
155	PCIE_CLK_REF+	156	PCIE_WAKE#
157	PCIE_CLK_REF-	158	PCIE_RST#
159	GND	160	GND
161		162	
163		164	
165	GND	166	GND
167		168	
169		170	
171	UART_TXD	172	UART_RTS
173		174	
175		176	
177	UART_RXD	178	UART_CTS
179	PCIEO_TX+	180	PCIE0_RX+
181	PCIEO_TX-	182	PCIE0_RX-
183	GND	184	GND
185	4	186	
187		188	
189	l l	190	
191	VCC DTC	192	
<u>193</u> 195	VCC_RTC	194	
	CND	196	CND
197	GND SPI_MOS1	198	GND
199	JF1_1VIUS1	200	SPI_CS0#

Pin	Signal	Pin	Signal
201	SPI_MOS0	202	
203	SPI_SCK	204	MFG_NC4
205	5V_SB	206	5V_SB
207	MFG_NC0	208	MFG_NC2
209	MFG_NC1	210	MFG_NC3
211	VCC (+5V)	212	VCC (+5V)
213	VCC (+5V)	214	VCC (+5V)
215	VCC (+5V)	216	VCC (+5V)
217	VCC (+5V)	218	VCC (+5V)
219	VCC (+5V)	220	VCC (+5V)
221	VCC (+5V)	222	VCC (+5V)
223	VCC (+5V)	224	VCC (+5V)
225	VCC (+5V)	226	VCC (+5V)
227	VCC (+5V)	228	VCC (+5V)
229	VCC (+5V)	230	VCC (+5V)

MXM Connector Signal Description

Pin Types						
I Input Pin						
O Output Pin						
I/O Bi-directional input / output Pin						
OD Open drain PP Push Pull						
NC Not Connected						
PCI Express Interface Signals Descript	tions					
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description
	100					
PCIE0_RX+	180	I PCIE	AC coupled off Module		Device - Connect AC Coupling cap 0.1uF	PCI Express channel 0, Receive Input differential pair.
PCIE0_RX-	182	11012	no coupled on module		Slot - Connect to PCIE Conn pin	r of Express channels, receive input universitia pun.
PCIE0_TX+	179			AC Coupling capacitor		
	181	O PCUE	AC coupled on Module		Connect to PCIE device or slot	PCI Express channel 0, Transmit Output differential pair.
PCIE0_TX-				AC Coupling capacitor		
PCIE_CLK_REF +	155	O PCUE	PCIE		Connect to PCIE device, PCIe CLK Bufferor slot	Reference clock output for all PCI Express and PCI Express Graphics
PCIE_CLK_REF-	157	01002	1012		connect to Fore denied, Fore delt Bandror Sist	lanes.
PCIE_WAKE#	156	I CMOS	3.3V Suspend/3.3V			PCI Express Wake Event: Sideband wake signal asserted by components requesting wakeup.
PCIE_RST#	158	O CMOS	3.3V/3.3V			Reset Signal for external devices.
Express Card Support Pins						
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description
orginar				bit to bo balles		Compton
UART_RXD	177	I CMOS	3.3V			UART RXD
UART_TXD	171	O CMOS	3.3V			UART TXD
UART_CTS	178	I CMOS	3.3V			
UART_RTS	178	O CMOS	3.3V 3.3V			UART CTS UART RTS
UARI_RIS	172	O CIVIOS	3.3V			
Gigabit Ethernet Signals						
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description
GBE_MDI0+	12	I/O Analog	3.3V max Suspend		Connect to Magnetics Module MDI0+/-	Gigabit Ethernet Controller 0: Media Dependent Interface Differential
GBE_MDI0- GBE_MDI1+	10					Pairs 0,1,2,3. The MDI can operate in 1000, 100 and 10 Mbit / sec
GBE_MDI1.	9	I/O Analog	3.3V max Suspend		Connect to Magnetics Module MDI1+/-	modes. Some pairs are unused in some modes, per the following: 1000BASE-T 100BASE-TX 10BASE-T
GBE_MD12+ GBE_MD12-	6	I/O Analog	3.3V max Suspend		Connect to Magnetics Module MD12+/-	MDI[0]+/- B1_DA+/- TX+/- TX+/-
GBE_MDI2	4	1/O Analog	5.5V max Suspend		connect to magnetics module mbr2+/-	MD[1]+/- B1_DB+/- RX+/- RX+/-
GBE_MDI3+	5	I/O Analog	3.3V max Suspend		Connect to Magnetics Module MDI3+/-	MDI[2]+/- B1_DC+/-
GBE_MDI3-	3				~	MDI[3]+/- B1_DD+/-
GBE_LINK#	13	OD CMOS	3.3V Suspend/3.3V		NC	Gigabit Ethernet Controller 0 link Indicator, active low.
GBE_LINK100#	7	OD CMOS	3.3V Suspend/3.3V		Connect to LED and recommend current limit resistor 150Ω to 3.3VSB	Gigabit Ethernet Controller 0 1000 Mbit / sec link indicator, active low.
GBE_LINK1000#	8	OD CMOS	3.3V Suspend/3.3V		Connect to LED and recommend current limit resistor 150 Ω to 3.3VSB	Gigabit Ethernet Controller 0 1000 Mbit / sec link indicator, active low.
GBE_ACT#	14	OD CMOS	3.3V Suspend/3.3V		Connect to LED and recommend current limit resistor 150 Ω to	Gigabit Ethernet Controller O activity indicator, active Iow.
000_101#	1.4	05 01105	5.5V Suspenu/3.5V		3.3VSB	System Enternet Southous & Guiltry Indicator, d'ell'E NT.
Serial ATA Interface Signals						
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description
- 3						
SATA0_RX+	25					
SATA0_RX+ SATA0_RX-	35	I SATA	AC coupled on Module AC coupled on Module	1	Connect to SATA0 Conn RX pin	Serial ATA or SAS Channel 0 receive differential pair.
SATA0_TX+	29	O SATA	AC coupled on Module		Connect to SATA0 Conn TX pin	Serial ATA or SAS Channel 0 transmit differential pair.
SATA0_TX-	31		AC coupled on Module		CONTRECT TO SMTAU CONN. LX pin	
SATA ACT#	33	I/O CMOS	3 3V/3 3V	1	1	Serial ATA Led. Open collector output pin driven during SATA command activity

Important:	
important.	

SATA_ACT#

The DFI FS700 Series Qseven module provides Gigabit Ethernet with one Atheros AR8033 Ethernet PHY. The maximum throughput that the Gigabit Ethernet performs is limited to 470Mbps (total for Tx and Rx) due to internal bus limitations based on Freescale's Errata ERR004512. The actual measurement of the Gigabit Ethernet controller used on the FS700 Series system board is up to 380Mbps. This difference might be caused by the software configuration, network environment or equipment.

3.3V/3.3V

Serial ATA Led. Open collector output pin driven during SATA command activity.

USB Interface Signals						
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description
USB_P0+	96	I/O USB	0.01/ 0		Connect 90 @ @100MHz Common Choke in series and ESD	Universal Serial Bus Port 0 differential pair.
USB_P0-	94	1/0 058	3.3V Suspend/3.3V		suppressors to GND to USB connector	Universal Serial Bus Port U differential pair.
USB_P1+	95	I/O USB	3.3V Suspend/3.3V		Connect 90.0 @100MHz Common Choke in series and ESD	Universal Serial Bus Port 1 differential pair. This port may be optionally used as USB client port.
USB_P1-	93	1/0 035	3.5V Suspenu/3.5V		suppressors to GND to USB connector	
USB_P2+	90	I/O USB	3.3V Suspend/3.3V		Connect 90.0 @100MHz Common Choke in series and ESD	Universal Serial Bus Port 2 differential pair.
USB_P2-	88	1/0 035	3.3V Suspenu/3.3V		suppressors to GND to USB connector	Universal Senal Dus Fort 2 Universitati pan.
USB_P3+	89	I/O USB	3.3V Suspend/3.3V		Connect 90.0 @100MHz Common Choke in series and ESD	Universal Serial Bus Port 3 differential pair.
USB_P3-	87	1/0 035	5.5V Suspena/5.5V		suppressors to GND to USB connector	Universal Senar Bus Fort S Universitatipali.
USB_P4+	84	I/O USB	3.3V Suspend/3.3V		Connect 90.0 @100MHz Common Choke in series and ESD	Universal Serial Bus Port 4 differential pair.
USB_P4-	82	110 000	5.5V Suspena/5.5V		suppressors to GND to USB connector	
USB_0_1_OC#	86	I CMOS	3.3V Suspend/3.3V	PU 10k to 3.3VSB	Connect to Overcurrent of USB Power Switch	USB over-current sense, USB channels 0 and 1. A pull-up for this line shall be present on the Module. An open drain driver from a USB current monitor on the Carrier Board may drive this line low. Do not pull this line high on the Carrier Board.
USB_2_3_OC#	85	I CMOS	3.3V Suspend/3.3V	PU 10k to 3.3VSB	Connect to Overcurrent of USB Power Switch	USB over-current sense, USB channels 0 and 1. A pull-up for this line shall be present on the Module. An open drain driver from a USB current monitor on the Carrier Board may drive this line low. Do not pull this line high on the Carrier Board.
USB_4_5_OC#	80	I CMOS	3.3V Suspend/3.3V	PU 10k to 3.3VSB	Connect to Overcurrent of USB Power Switch	USB over-current sense, USB channels 0 and 1. A pull-up for this line shall be present on the Module. An open drain driver from a USB current monitor on the Carrier Board may drive this line low. Do not pull this line high on the Carrier Board.
USB_ID	92	I CMOS	3.3V Suspend/3.3V			USB ID pin.Configures the mode of the USB Port 1. If the signal is detected as being 'high active' the BIOS will automatically configure USB Port 1 as USB Client and enable USB Client support. This signal should be driven as OC signal by external circuitry.
USB_CC	91	I CMOS	3.3V Suspend/3.3V			USB Client Connect pin. If USB Port 1 is configured for client mode then an externally connected USB host should set this signal to high-active in order to properly make the connection with the module's internal USB client controller. If the external USB host is disconnected, this signal should be set to low-active in order to inform the USB client controller that the external host has been disconnected. A level shifter/protection circuitry should be implemented on the carrier board for this signal.
SDIO Interface Signals					-	
		lat a				

Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description
SDIO_CD#	43	I/O CMOS	3.3V/3.3V			SDIO Card Detect. This signal indicates when a SDIO/MMC card is present.
SDIO_CLK	42	O CMOS	3.3V/3.3V			SDIO Clock. With each cycle of this signal a one-bit transfer on the command and each data line occurs. This signal has maximum frequency of 48 MHz.
SDIO_CMD	45	I/O OD/PP CMOS	3.3V/3.3V			SDIO Command/Response. This signal is used for card initialization and for command transfers. During initialization mode this signal is open drain. During command transfer this signal is in push- pull mode.
SDIO_LED	44	O CMOS	3.3V/3.3V			SDIO LED. Used to drive an external LED to indicate when transfers occur on the bus.
SDIO_WP	46	I/O CMOS	3.3V/3.3V			SDIO Write Protect. This signal denotes the state of the write-protect tab on SD cards.
SDIO_PWR#	47	O CMOS	3.3V/3.3V			SDIO Power Enable. This signal is used to enable the power being supplied to a SD/MMC card device.
SDIO_DAT0-7	48-55	I/O PP CMOS	3.3V/3.3V			SDIO Data lines. These signals operate in push-pull mode

High Definition Audio Signa	Igh Definition Audio Signals/AC'97										
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series Carrier Board	Description						
I2S_CLK	61	O CMOS	3.3V/3.3V		I2S Clock outout						
12S_TXFS	59	O CMOS	3.3V/3.3V		12S TXFS						
I2C_TXC	63	O CMOS	3.3V/3.3V		12C TXC						
I2S_TXD	67	O CMOS	3.3V/3.3V		125 TXD						
I2S_RXD	65	I CMOS	3.3V/3.3V		12 RXD						

VDS Flat Panel Signals						
iignal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description
VDS_PPEN	111	O CMOS	3.3V/3.3V		Connect to enable control of LVDS panel power circ	Lit Controls panel power enable.
VDS_BLEN	112	O CMOS	3.3V/3.3V		Connect to enable control of LVDS panel backlight po circuit.	We Controls panel Backlight enable.
VDS_BLT_CTRL/GP_PWM_OUT0	123	O CMOS	3.3V/3.3V		Connect to brightness control of LVDS panel backlight circuit.	power Primary functionality is to control the panel backlight brightness via pulse width modulation (PWM). When not in use for this primary purpose it can be used as General Purpose PWM Output.
VDS_A0+	99	O LVDS	LVDS		Connect to LVDS connector	LVDS Channel A differential pairs
VDS_A0-	101	0 LVD3	LVDS		CONNECT TO EVERS CONNECTOR	Ther LVDS flat panel differential pairs (LVDS_A[0:3]+/-, LVDS_B[0:3]+/-, LVDS_A_CK+/-,
/DS_A1+	103					LVDS_B_CK+/-) shall have 100Ω terminations across the pairs at the destination. These terminations may be on the Carrier Board if the Carrier Board implements a LVDS deserializer
/DS_A1-	105	O LVDS	LVDS		Connect to LVDS connector	leminaturis may be on the carrier board in the carrier board implements a LVDS desenancer
VDS_A2+	107					
/DS_A2-	109	O LVDS	LVDS		Connect to LVDS connector	
VDS_A3+	113					
/DS_A3-	115	O LVDS	LVDS		Connect to LVDS connector	
/DS_A_CLK+	119	O LVDS	/DS LVDS	Connect to LVDS connector	LVDS Channel A differential clock	
DS_A_CLK-	121	O LVDS			Connect to LVDS connector	LVDS Channel A differential clock
/DS_B0+	100	0.1100				
/DS_B0-	102	O LVDS	LVDS		Connect to LVDS connector	LVDS Channel B differential pairs
VDS_B1+	104	0.11/00				
/DS_B1-	106	O LVDS	LVDS		Connect to LVDS connector	Ther LVDS flat panel differential pairs (LVDS_A[0:3]+/-, LVDS_B[0:3]+/-, LVDS_A_CK+/-,
VDS_B2+	108					LVDS_B_CK+/-) shall have 100Ω terminations across the pairs at the destination. These terminations may be on the Carrier Board if the Carrier Board implements a LVDS deserializer
/DS_B2-	110	O LVDS	LVDS		Connect to LVDS connector	leminaturis may be on the Carner Board in the Carner Board implements a LVDS desenanzer on-board
/DS_B3+	114	0.1100				
/DS_B3-	112	O LVDS	LVDS		Connect to LVDS connector	
VDS_B_CLK+	120					
VDS_B_CLK-	122	O LVDS	LVDS		Connect to LVDS connector	LVDS Channel B differential clock
VDS_DID_CLK/GP_I2C_CLK	127	I/O OD CMOS	3.3V/3.3V	PU 4.7K to 3.3V	Connect to DDC clock of LVDS panel	Primary functionality is DisplayID DDC clock line used for LVDS flat panel detection. If primary functionality is not used it can be as General Purpose I ² C bus clock line.
VDS_DID_DAT/GP_I2C_DAT	125	I/O OD CMOS	3.3V/3.3V	PU 4.7K to 3.3V	Connect to DDC data of LVDS panel	Primary functionality DisplayID DDC data line used for LVDS flat panel detection. If primary functionality is not used it can be as General Purpose I ² C bus data line.
VDS_BLC_CLK	128	I/O OD CMOS	3.3V/3.3V	PU 4.7K to 3.3V		Control clock signal for external SSC clock chip.
VDS_BLC_DAT	126	I/O OD CMOS	3.3V/3.3V	PU 4.7K to 3.3V		Control data signal for external SSC clock chip.

nom mendee orginals									
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description			
TMDS_CLK-	133	O TMDS	TMDS		Connect AC Coupling Capacitors 0.1uF to Device	TMDS differential pair clock lines.			
TMDS_CLK+	131	0 11100	11100		Connect AC Coupling Capacitors 0.1uF to Device	inter enter par electrimite.			
TMDS_LANE0-	145	O TMDS	TMDS		Connect AC Coupling Capacitors 0.1uF to Device	TMDS differential pair lines lane 0.			
TMDS_LANE0+	143	O IMD3	TMDS		Connect AC Coupling Capacitors 0.1uF to Device	nivos unterentual pair intestaine o.			
TMDS_LANE1-	139	O TMDS	S TMDS		Connect AC Coupling Capacitors 0.1uF to Device	TMDS differential pair lines lane 1.			
TMDS_LANE1+	137	0 1005			Connect AC Coupling Capacitors 0.1uF to Device				
TMDS_LANE2-	151	O TMDS	TMDS		Connect AC Coupling Capacitors 0.1uF to Device	TMDS differential pair lines lane 2.			
TMDS_LANE2+	149	0 11105			Connect AC Coupling Capacitors 0.1uF to Device	i mos dinerentiai pair intestaine 2.			
HDMI_CTRL_CLK (SDVO_CTRL_CLK)	152	I/O OD CMOS	3.3V/3.3V	PU 4.7K to 3.3V		DDC based control signal (clock) for HDMI device. Note: Level shifters must be implemented on the carrier board for this signal in order to be compliant with the HDMI Specification.			
HDMI_CTRL_DAT (SDVO_CTRL_DAT)	150	I/O OD CMOS	3.3V/3.3V	PU 4.7K to 3.3V		DDC based control signal (data) for HDMI device. Note: Level shifters must be implemented on the carrier board for this signal in order to be compliant with the HDMI Specification			
HDMI_HPD#	153	I CMOS	3.3V/3.3V		PD 1M and Connect to device Hot Plug Detect	Hot plug detection signal that serves as an interrupt request.			

SPI Interface Signals						
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description
SPI_MOSI	199	O CMOS	3.3V Suspend/3.3V		Connect a series resistor 33 Ω to Carrier Board SPI Device SI pin	Master serial output/Slave serial input signal. SPI serial output data from Oseven module to the SPI device.
SPI_MISO	201	I CMOS	3.3V Suspend/3.3V		Connect a series resistor 33 Ω to Carrier Board SPI Device SO pin	Master serial input/Slave serial output signal. SPI serial input data from the SPI device to Oseven module.
SPI_SCK	203	O CMOS	3.3V Suspend/3.3V		Connect a series resistor 33 Ω to Carrier Board SPI Device SCK pin	SPI clock output.
SPI_CS0#	200	O CMOS	3.3V Suspend/3.3V		Connect a series resistor 33 Ω to Carrier Board SPI Device CS# pin	SPI chip select 0 output.
CAN Bus Interface Signals				*		
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description
Signal	F 11177	Fill Type	Fwi Kail / Iolerance	Di 1-1 3700 Series		
CAN0_TX	129	O CMOS	3.3V/3.3V			CAN (Controller Area Network) TX output for CAN Bus channel 0. In order to connect a CAN controller device to the Oseven module's CAN bus it is necessary to add transceiver hardware to the carrier board.
CAN0_RX	130	I CMOS	3.3V/3.3V			RX input for CAN Bus channel 0. In order to connect a CAN controller device to the Oseven module's CAN bus it is necessary to add transceiver hardware to the carrier board.
Power Control Signals						
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description
loightai	r 110#			51115700 36163		
PWGIN	26	I CMOS	5V/5V			High active input for the Oseven® module indicates that all power rails located on the carrier board are ready for use.
PWRBTN#	20	I CMOS	3.3V Standby			Power Button: Low active power button input. This signal is triggered on the failing edge.
Power Management Signals				*	•	
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DF1-FS700 Series	Carrier Board	Description
3						
RSTBTN#	28	I CMOS	3.3V/3.3V			Reset button input. This input may be driven active low by an external circuitry to reset the Oseven module.
BATLOW#	27	I CMOS	3.3V Suspend/3.3V			Battery low input. This signal may be driven active low by external circuitry to signal that the system battery is low or may be used to signal some other external battery management event.
WAKE#	17	I CMOS	3.3V Suspend/3.3V			External system wake event. This may be driven active low by external circuitry to signal an external wake-up event.
SUS_STAT#	19	O CMOS	3.3V Suspend/3.3V			Suspend Status: indicates that the system will be entering a low power state soon.
SUS_S3#	18	O CMOS	3.3V Suspend/3.3V			S State: This signal shuts off power to all runtime system components that are not maintained during S3 (Suspend to Ram), S4 or S5 states. The signal SUS_S3# is necessary in order to support the optional S3 cold power state.
SUS_S5#	16	O CMOS	3.3V Suspend/3.3V			S5 State: This signal indicates S4 or S5 (Soft Off) state.
SLP_BTN#	21	I CMOS	3.3V Suspend/3.3V			Sleep button. Low active signal used by the ACPI operating system to transition the system into sleep state or to wake it up again. This signal is triggered on falling edge.
LID_BTN#	22	I CMOS	3.3V Suspend/3.3V			LID button. Low active signal used by the ACPI operating system to detect a LID switch and to bring system into sleep state or to wake it up again. Open/Close state may be software configurable.
Miscellaneous Signals		·	·	·	·	
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description
	C 11177					
WDTRIG#	70	I CMOS	3.3V/3.3V			Watchdog trigger signal. This signal restarts the watchdog timer of the Oseven module on the failing edge of a low active pulse.
WDOUT	72	O CMOS	3.3V/3.3V			Watchdog event indicator. High active output used for signaling a missing watchdog trigger. Will be deasserted by software, system reset or a system power down.
12C_CLK	66	I/O OD CMOS	3.3V/3.3V	PU 4.7K to 3.3V		Clock line of IPC bus.
I2C_DAT	68	I/O OD CMOS	3.3V/3.3V	PU 4.7K to 3.3V		Data line of IPC bus.
SMB_CLK	60	I/O OD CMOS	3.3V Suspend/3.3V	PU 4.7K to 3.3V		Clock line of System Management Bus.
SMB_DAT	62	I/O OD CMOS	3.3V Suspend/3.3V	PU 4.7K to 3.3V		Data line of System Management Bus.
SMB_ALERT#	64	O CMOS	3.3V/3.3V			System Management Bus Alert input. This signal may be driven low by SMB devices to signal an event on the SM Bus.
SPKR/GP_PWM_OUT2	194	O CMOS	3.3V/3.3V			Primary functionality is output for audio enunciator, the'speaker' in PC AT systems. When not in use for this primary purpose it can be used as General Purpose PWM Output.
		1				Module BIOS disable input signal. Puil low to disable module's on-board BIOS.
BIOS_DISABLE#/BOOT_ALT#	41	I CMOS	3.3V/3.3V	PU 10K to 3.3V		Allows off-module BIOS implementations. This signal can also be used to disable standard boot firmware flash device and enable an alternative boot firmware source, for example a boot loade

Chapter	2
onaptor	~

Manufacturing Signals	anufacturing Signals									
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description				
MFG_NC0	207	I CMOS	3.3V/3.3V			This jin is reserved for manufacturing and debugging purposes. May be used as JTAG_TCK signal for boundary scan purposes during production or as a vendor specific control signal. When used as a vendor specific control signal the multiplexer must be controlled by the MFG_NC4 signal.				
MFG_NC1	209	O CMOS	3.3V/3.3V			This pin is reserved for manufacturing and debugging purposes. May be used as TrA0_TDO signal for boundary scan purposes during production. May also be used, via a multiplexer, as a UART_TX signal to connect a simple UART for firmware and boot loader implementations. In this case the multiplexer must be controlled by the MFG_NC4 signal.				
MFG_NC2	208	I CMOS	3.3V/3.3V			This pin is reserved for manufacturing and debugging purposes. May be used as JTAG_TDI signal for boundary scan purposes during production. May also be used, via a multiplexer, as a UART_RX signal to connect a simple UART for firmware and boot loader implementations. In this case the multiplexer must be controlled by the MFG_NC4 signal.				
MFG_NC3	210	I CMOS	3.3V/3.3V			This pin is reserved for manufacturing and debugging purposes. May be used as JTAC_TMS signal for boundary scan purposes during production. May also be used, via a multiplexer, as vendor specific BOOT signal for firmware and boot loader implementations. In this case the multiplexer must be controlled by the MFG_NC4 signal.				
MFG_NC4	204	I CMOS	3.3V/3.3V			This pin is reserved for manufacturing and debugging purposes. May be used as JTAC_TRST# signal for boundary scan purposes during production. May also be used as control signal for a multiplexer circuit on the module enabling secondary function for MFS_URC0.3 (JTAC / UART). When MFG_NC4 is high active it is being used for JTAG purposes. When MFG_NC4 is low active it is being used for UART purposes.				

Thermal Management Signals									
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description			
THRM#	69	I CMOS	3.3V/3.3V			Thermal Alarm active low signal generated by the external hardware to indicate an over temperature situation. This signal can be used to initiate thermal throttling.			
THRMTRIP#	71	O CMOS	3.3V/3.3V			Thermal Trip indicates an overheating condition of the processor. If 'THRMTRIP#' goes active the system immediately transitions to the S5 State (Soft Off).			

Fan Control Implementation	fan Control Implementation										
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description					
FAN_PWMOUT/GP_PWM_OUT1	196	O CMOS	3.3V/3.3V			Primary functionality is fan speed control. Uses the Pulse Width Modulation (PWM) technique to control the Fan's RPM based on the CPU's die temperature. When not in use for this primary purpose it can be used as General Purpose PWM Output.					
FAN_TACHOIN/GP_TIMER_IN	195	I CMOS	3.3V/3.3V			Primary functionality is fan tachometer input. When not in use for this primary purpose it can be used as General Purpose Timer Input.					


Input Power Pins	ut Power Pins										
Signal	Pin#	Pin Type	Pwr Rail /Tolerance	DFI-FS700 Series	Carrier Board	Description					
VCC	211-230	Power				Power Supply +5VDC ±5%					
VCC_5V_SB	205-206					Standby Power Supply +5VDC ±5%					
VCC_RTC	193	Power				3 V backup cell input. VCC_RTC should be connected to a 3V backup cell for RTC operation and storage register non-volatility in the absence of system power. (VCC_RTC = 2.4 - 3.3 V).					
GND	1-2, 23-25, 34, 39-40, 57-58, 73-74, 97-98, 117-118, 135-136, 147-148, 159-160, 165-166, 183-184, 197-198,					Power Ground.					

Installing FS700 Series onto a Carrier Board

Important:


The carrier board used in this section is for reference purpose only and may not resemble your carrier board. These illustrations are mainly to guide you on how to install FS700 Series onto the carrier board of your choice.

1. Note the key on the MXM connector. The key ensures that FS700 module can be plugged into the connector in one direction only.






2. Grasping the FS700 module by its edges, align it into the MXM connector at an angle of approximately 45 degrees. The FS700 module must be installed into the MXM connector on the carrier board without any gap between the MXM connector and the gold finger.



3. Press the FS700 module down and use the 4 mounting screws provided to secure it to the carrier board in position before you operate the system unit.






Important: If you do not follow the correct installation steps above, it will cause severe damage to the board and the system operation.

Example 1.

The FS700 module is installed into the MXM connector on the carrier board directly.



Example 2.

The FS700 module is installed into the MXM connector on the carrier board without aligning the key.

